



WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:

H01L 25/16, 27/15

A1

(11) International Publication Number: WO 99/41787

(43) International Publication Date: 19 August 1999 (19.08.99)

(21) International Application Number: PCT/US99/03381

(22) International Filing Date: 17 February 1999 (17.02.99)

(30) Priority Data:
60/074,922 17 February 1998 (17.02.98) US
09/250,329 16 February 1999 (16.02.99) US

(71) Applicant: SARNOFF CORPORATION [US/US]; 201 Washington Road, CN 5300, Princeton, NJ 08543-5300 (US).

(72) Inventors: MATTHIES, Dennis, L.; 387 Nassau Street, Princeton, NJ 08540 (US). SHEN, Zilan; 20210 Heather Drive, Lawrenceville, NJ 08648 (US). STEWART, Roger, G.; 3 Ski Drive, Neshanic Station, NJ 08853 (US). ATHERTON, James, H.; 45 Everitts Road, Ringoes, NJ 08551 (US).

(74) Agents: BURKE, William, J. et al.; Samoff Corporation, 201 Washington Road, CN5300, Princeton, NJ 08543-5300 (US).


(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published

With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: SEALING OF LARGE AREA DISPLAY STRUCTURES



(57) Abstract

A plurality of sealing methods may be used either alone or in combination with each other to seal an electronic display structure. The display module includes a first substrate having a plurality of column electrodes. Each of a plurality of portions of a display material are coupled to one of the plurality of column electrodes and to one of a plurality of row electrodes. A pixel seal may be formed over the display material to encapsulate the display material. An area seal may be formed upon the first substrate to encapsulate the row electrodes, the column electrodes, and the portions of display material. A bead seal may be formed around the perimeter of the first substrate to couple it to a second substrate while sealing the internal display material. An edge seal may be formed by a banded structure spanning from the first substrate to the second substrate and extending around the perimeter of the substrates.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain .	LS	Lesotho	SI	Slovenia
AM	Armenia	PI	Finland	LT .	Lithuania	SK	Slovakia
AT	Austria	FR	Prance	LU	Luxembourg	. SN	Senegal
AU-	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
	Azerbaijan	. GB	United Kingdom	MC	Monaco	TD	Chad
AZ	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BA		GH '	Ghana	MG ·	Madagascar	TJ	Tajikistan
BB	Barbados	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BE	Belgium	GR	Greece	.,,,,,	Republic of Macedonia	TR	Turkey
BF	Burkina Faso			ML	Mali	TT	Trinidad and Tobago
BG	Bulgaria	HU	Hungary	MN	Mongolia	ŪA.	Ukraine
BJ	Benin	IB	Ireland	MR	Mauritania	UG	Uganda
BR	Brazil	IL.	Israel	MW	Malawi	US	United States of America
BY	Belarus	IS	[celand			UZ	Uzhekistan
CA	Canada	IT	Italy	MX	Mexico	VN	Viet Nam
CF	Central African Republic	JP	Japan	NB	Niger		
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	zw	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
cz	Czech Republic	LC	Saint Lucia	RU	Russian Federation		·
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
BE.	Estonia	LR	Liberia	SG	Singapore		

SEALING OF LARGE AREA DISPLAY STRUCTURES

This application claims the benefit of priority from U.S. Provisional application number 60/074,922 filed February 17, 1998.

FIELD OF THE INVENTION

The present invention relates to sealing large area display structures, and, more particularly, to sealing tiled OLED display structures.

10 BACKGROUND OF THE INVENTION

5

20

30

Electronic display structures are devices that produce patterns of light in response to electrical signals. Different types of display materials may be used for providing the patterns of light. Display structures in which the display materials generate light are known as emissive displays. Emissive displays may be formed using display materials such as organic light emitting diode (OLED) materials. Other types of emissive displays include plasma displays, field emissive displays and electroluminescent displays. Display structures in which the display materials pass or reflect light rather than generate light are known as light-valves. Liquid crystal displays (LCDs) are one form of a light-valve type display structure.

Rather than building a single large electronic display structure (monolithic display), electronic display structures may be mounted adjacent to each other to form tiled displays. A tiled display may function as a single display of a larger size. Tiling of display structures allows for flexibility in size and shape of displays. Tiling is not subject to many of the problems that limit the size of monolithic display technologies. The complexity law does not apply because the basic unit of manufacture in tiled displays may be less complex than large monolithic displays. The size law is not a limiting factor because the basic unit of manufacture is relatively small. Tiled

WO 99/41787 PCT/US99/03381"

displays obey a scaling-law which is not exponential but linear with display area. This fundamentally different scaling behavior is one advantage of tile technology which results in reduced manufacturing costs.

It is desirable to minimize visibility of the junction between adjacent display structures included in a tiled display. Each individual tile or display structure has a front display surface on which an image is formed. In many cases this surface is protected with a glass cover. Tiles are fastened in a matter for their front glass covers to be adjacent to each other.

10

15

20

25

30

Display structures are typically fabricated by coupling top and bottom substrates together. Because many display materials require that a vacuum, moisture or hermetic seal be maintained around the pixels of the display structure, it is desirable that the mechanical junction between top and bottom substrates also serve as a sealing mechanism. The integrity of a sealing mechanism may be critical for predictable device performance and to ensure a predictable device lifetime.

The patterns of light formed by display structures in response to electrical signals are formed by individual display elements or pixels. To independently control the light corresponding to each pixel, each pixel may be addressed using electrical signals. For a display structure having top and bottom substrates, it may be desirable to couple these electrical signals between the substrates. It is often difficult to couple these signals to the display structure due to the large number of signals and the desire to simultaneously seal the display material of the display structure.

The visibility of seams, the need to couple electrical signals, and the need to seal a display provide conflicting display manufacturing goals. A thicker and more robust seal at a tile boundary may increase the width of the seam between tiles and result in the seam becoming more visible.

WO 99/41787 PCT/US99/03381⁻⁻

To overcome the shortcomings of conventional methods of sealing tiled display structures, a new method of sealing tiled display structures is provided.

SUMMARY OF THE INVENTION

The present invention provides an electronic display structure comprising a display module and an area seal. The display module includes a first substrate having a plurality of column electrodes. Each of a plurality of portions of a display material are coupled to one of the plurality of column electrodes and to one of a plurality of row electrodes. The area seal is formed upon the first substrate and encapsulates the row electrodes, the column electrodes, and the portions of display material.

10

15

20

25

According to one aspect of the present invention, the area seal comprises an anisotropically conductive structure for encapsulating the plurality of row electrodes, the plurality of column electrodes, and the plurality of portions of the display material, and for coupling each of the plurality of row and column electrodes to a respective signal line.

According to another aspect of the present invention, a processing step of forming the anisotropically conductive structure is used to both seal the electronic display structure and to couple the display module to the circuit module.

According to another aspect of the present invention, the electronic display structure also includes a circuit module including a plurality of signal lines each corresponding to one of the plurality of row and column electrodes and the anisotropically conductive structure seals the circuit module and the display module, adheres the circuit module to the display module, and couples each of the plurality of row and column electrodes to its respective signal line.

According to another aspect of the present invention, the anisotropically conductive structure is substantially black.

According to another aspect of the present invention, the plurality of row electrodes is coupled to and encapsulates each of the plurality of portions of the display material.

According to another aspect of the present invention, the electronic display structure comprises a band seal spanning from the display module to the circuit module and extending around the perimeter of the circuit and display modules.

According to another aspect of the present invention, the display material includes an organic electroluminescent material.

10

15

20

25

According to another aspect of the present invention, a bead seal couples an outer area of the display module to an outer area of the circuit module and a masking layer acts to hide the bead seal when the display structure is viewed from the first surface of the substrate.

According to another aspect of the present invention, the bead seal occupies an area less than one-half of the gap between pixels to minimize the visual perception of seams between adjacent display tiles.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention is best understood from the following detailed description when read in connection with the accompanying drawing. It is emphasized that, according to common practice, the various features of the drawing are not to scale. On the contrary, the dimensions of the various features are arbitrarily expanded or reduced for clarity. Included in the drawing are the following figures:

Figure 1 is a front plan drawing of a large area display device from which two tiles have been removed;

Figure 2 is a back plan view of a tile suitable for use in the large area display shown in Figure 1;

WO 99/41787 PCT/US99/03381 "

Figure 3 is an exploded perspective drawing which illustrates a structure that may be used to implement the tile shown in Figures 1 and 2;

Figure 4 is an exploded perspective drawing which illustrates the electrical connecting structure of the tile structure shown in Figure 3;

Figure 5 is a pixel diagram which shows an exemplary pixel layout for portions of four tiles having the structure shown in Figure 3;

Figure 6 is a top view of a display material formed upon a column electrode;

Figure 6A is a cross-sectional view taken along line A-A of Figure 6 illustrating an exemplary embodiment of pixel sealing according to the present invention;

Figure 6B is a cross-sectional view taken along line B-B of Figure 6 illustrating pixel sealing according to an exemplary embodiment of pixel sealing according to the present invention;

Figure 6C is a cross-sectional view taken along line B20 B of Figure 6 illustrating an insulating pad according to an
exemplary embodiment of the present invention;

Figure 7 is a cross-sectional view of a tile illustrating an exemplary embodiment of area sealing and an exemplary embodiment of edge sealing according to the present invention:

25

Figure 7A is a cross-sectional view of adjacent tiles illustrating a masking layer in combination with edge sealing according to the present invention;

Figure 8 is a cross-sectional view of a tile

30 illustrating a bead seal according to the present invention; and

Figure 9 is a cross-sectional view of a display seal according to the present invention.

DETAILED DESCRIPTION

Referring now to the drawing, in which like reference numerals refer to like elements throughout, Figure 1 is a front plan view of a partially assembled large-area display 100 according to the present invention. The display 100 is a tiled display in which emissive or reflective elements, on which the image pixels are formed, are built as relatively small arrays on tiles 120 and assembled into a frame to produce the large-area display having a large number of pixel forming elements. The display shown in Figure 1 is missing two tiles 122 and 124. These tiles are inserted into the positions 102 and 104 to complete the display.

5

10

15

20

25

30

35

Although the display 100 is shown as being formed from tiles having 16 pixel forming elements in a four by four array, it is contemplated that each tile may include many more pixels. In one exemplary embodiment of the invention, described below, each tile includes 896 pixel forming elements arranged as a 32 by 28 matrix. In another exemplary embodiment, each tile extends to the full height or full width of a display 100. These tile sizes are only exemplary. It is contemplated that each tile may include more or fewer pixel forming elements. In addition, it is contemplated that a single display may be formed from tiles having differing numbers of pixel forming elements. For example, a display may have tiles with relatively large numbers of pixel forming elements near the center and tiles having relatively small numbers of pixel forming elements near the edges.

Figure 2 is a back plan view of a tile 120 suitable for use in the large-area display 100 shown in Figure 1. As shown in Figure 2, the tile includes a circuit board 130 upon which is mounted at least one integrated circuit 134. The integrated circuit is connected to the pixel forming elements through conductive traces 132 on the circuit board 130 which are coupled to vias (not shown) that extend through the circuit board 130 to make contact with the row or column electrodes of the display device as described below with reference to Figures 3-6B.

Alternatively, the conductive traces 132 and their corresponding vias may extend along two edges of the display.

In one exemplary embodiment of the invention, the pixel forming elements are made from a light emitting organic material referred to hereafter as, but not limited to, an organic light emitting diode (OLED) material. The basic light emitting structure consists of a thin organic polymer layer sandwiched between a pair of appropriately selected and patterned electrodes. Current flowing from one electrode to the other electrode causes the organic polymer to emit light. At least one of the electrodes is desirably transparent to the emitted light. Indium tin-oxide (ITO) is the usual material used for this purpose. OLED materials provide high brightness and high efficiency, and are relatively low cost materials.

15

20

25

30

An exemplary display structure according to the present invention is formed in two parts: a display module and an circuit module. These two parts are made separately and then joined to form a complete tile. The display module consists of a transparent glass layer upon which transparent column electrodes are deposited. The OLED material is deposited onto these layers, as the active (i.e., light emitting) medium. Row electrodes are deposited as the final display layer. Additional layers such as blocking or passivation layers may be present to improve the function or life of the display layers. The transparent electrode is preferably the hole injecting electrode and the other electrode is preferably the electron injecting electrode. The OLED materials between the electrodes are preferably conjugated polymer materials that are applied by thick film processes, however, small molecule materials can alternatively be applied by various thin film deposition techniques. The layers are patterned for electrical access to each row and column at one or more points.

As an alternative to the OLED materials, the pixel forming elements of the tiles may be any of a number of emissive devices such as electroluminescent elements, light emitting

- 7 -

diodes, field emissive elements, plasma elements or cathodoluminescent elements.

5

30

The circuit module is formed by punching or drilling vias through the circuit board and then printing or otherwise depositing the conductive traces on the circuit board. The conductive ink or paste used to form the conductive traces may also fill the vias. The vias make contact with the row and column electrodes of the display module when the circuit module and the display module are joined to form a tile.

One exemplary tile structure consists of a multilayer 10 ceramic circuit board 132 that serves as a substrate upon which: the display material is mounted on the viewer side while the electronics 134 (active and passive) for drive or other functions are mounted mostly on the back side. Conductor elements 132 are printed on the individual layers to provide interconnections between the electronics and the display material, vias interconnect the conductors in different layers; and connectors are provided on the back surface to connect to external power and signal sources. The tile structure may also have a structural layer(s) such as a high softening point metal or insulator to provide freedom from distortion during the processing of the ceramic materials, and/or thermal management during the operation of the display. The tile structure also contains a transparent layer (e.g. float glass) on the viewer surface to protect or contain the display material. A back panel structure may be 25 provided to mount the individual tiles and to provide electrical connection to the power and drive signals needed by each individual tile structure.

The Multilayer ceramic circuit board 130 may be formed of layers of ceramic material. The layers are first formed and processed to form vias, conductors, and other features and then assembled in a stack taking care to carefully align each layer with those layers adjacent to it. Ceramic material here is meant in the broadest sense to include ceramics, glass ceramics, glass,

and other high temperature insulating materials. The multiple layers together with the connectors and vias provide the basic function of a circuit board upon which active and passive electrical devices and circuits can be placed.

The conductors 132 may be thin and/or thick film conductors formed by any of the standard processes including, for example plating, evaporation, sputtering, printing and laminating. The materials may be metals or organic conductors. The conductors may be patterned by processes that may include, for example, printing or photolithography. These conductor patterns are formed on the surfaces of the individual layers in the disclosed structure and connect to the vias to provide, according to the design of the device a means of interconnecting the electronics on and external to the disclosed structure to the display material.

Another class of conductors are used to interconnect the layers. These conductors are called vias. Via is used in the broadest sense and includes conductors that go through openings in the layer and those that go around the edge of a layer(s). Vias that go through a layer can be formed, for example, by making a hole in the layer and filling that hole with a conductor. Alternatively, pre-formed physical conductors may be imbedded in the layer. Vias that go over the edge of a layer(s) can be formed by physically placing a wire (round or flat), or array of wires, and wire bonding the ends to the surfaces to be interconnected. Alternatively they can be formed in place by plating or other fabrication process for thick or thin film conductors.

20

25

A core layer may also be included in this structure.

This layer typically has a higher softening point than the ceramic materials and serves as a substrate for the assembly and processing of the ceramic material. The core layer acts to: eliminate horizontal shrinkage; establish a single coefficient of expansion for the multilayer system, and provide mechanical

WO 99/41787 PCT/US99/03381⁻

ruggedness to the multilayer assembly. If the layer is a good electrical conductor it may also provide RF shielding. If the layer is also a good thermal conductor, it contributes to the thermal management of the display. Conductive layers, however, present a special problem for via connections. Via connections through metal layers can be fabricated in several ways: filling the periphery of the hole with an insulating material before putting a metal conductor through the middle, or by putting the conductor only through the middle leaving space separating the conductor from the conductive metal core.

5

10

15

20

25

30

The electronics which form the image processing and pixel driving circuitry are mounted on the layers. Electronics are used in the broadest sense to include both active and passive, and both discrete devices mounted on the layers and devices formed in place by processes such as those now used to make active matrix circuits for displays on various high temperature substrates. While these electronics can be placed anywhere, the most convenient location is the back surface. This permits standard assembly and attachment equipment and processes to be used. In addition, the placing of active or passive devices on the intervening layers or viewer surface permits greater flexibility in the system design.

The display material is applied to the surface visible to the viewer. Because of the flexibility of the construction of the disclosed structure, different display materials can be used.

The edges of the tiles are desirably carefully formed to ensure that the tiled display has no visible seams between the tiles. One criterion for the tiles is that the spacing between the pixels separated by the tile seam is the same as the spacing of pixels on the tile. To satisfy this criterion, the tile edges are desirably dimensionally precise. Furthermore, if the edges are also used for conductors or if mullions are used to join adjacent tiles, it is desirable to account for the thickness of

these conductors or mullions in the design and placement of the tiles.

A backpanel may be provided for the physical mounting and interconnection of the tiles to form a display. The mounting of the tiles is done such that there is a continuity in the pixel spacing over the display. The shape of the tiles is most typically square or rectangular, however the shape can be any shape that can be tiled to form a larger display. Also, the tile is typically flat, but may be curved along one or both dimensions to form curved or domed displays. Curved or domed displays can also be made using flat tiles mounted on a curved or domed backpanel. Tiles may be attached to the backpanel either by permanent connection such as soldering or using connectors which allow the tiles to be plugged into the backpanel. This latter method permits the repair and replacement of individual tiles. Different types of tiles may be attached to different areas of the backpanel - for example, higher resolution areas may be placed in the center or other areas of the large display. In addition, different sized or different shaped tiles may be combined in a single display. For example, tiles near the edges of a large panel may be larger and have a lesser pixel density than tiles near the center of the panel.

10

15

20

25

30

35

The back panel may also provide the means for connecting the tiles to the operational power and data signals needed to operate the tile. Matching connectors may be provided on both the backside of the tile and the backpanel to provide this connection. In the case of the data signal connections, optical connection may be used as an alternative to physical connection.

The electrical structure of the backpanel provides for the distribution of power and signals to the tiles, and the electrical structure of the tiles provide for the addressing of the display pixels. Both levels of structure are described. The information needs of a tiled display increase with the size of the display as measured in total number of pixels. A greater

PCT/US99/03381 --WO 99/41787

number of pixels on a tile translates to greater amounts of data stored on the tile and greater rates of information transfer.

If the backpanel is formed of float glass, it may be susceptible to breaking easily and at high temperatures may 5 undergo compaction and may undergo dimensional changes. For mechanical strength, a float glass back panel is often made thick which results in a heavy back panel. In an exemplary embodiment, the backpanel is comprised of a metal having a coefficient of expansion substantially similar to that of the front panel. A metal back panel provides improved mechanical strength, stability during high temperature processing, and light weight if use thin layers.

10

25

30

In an exemplary embodiment having a front panel comprised of float glass, the back panel may be comprised of titanium or a titanium alloy. Physical and electrical structures may be formed on a metal back panel using LTCC-M technology, for example. Structures including dielectrics, conductors, ribs, and spacers may be formed on the back panel using thin film (evaporation/sputtering through physical masks or photolithographic masks), thick film (silk-screen printing, inkjet printing), and laminating.

One advantage of the tiled display is that the scan electronics can be internal to the tile and the scan rate of any one tile is the same for a small display or for a large display. This ensures that the brightness and gray scale of the display do not degrade with increasing size. The tiled displays described in detail below have an architecture which connects the signals to the pixels without interrupting the continuity of the pixel spacing, even at the edges of the tiles. The disclosed tiled displays may also have signal processing circuitry which extracts the signal information for that tile from a broadcast information signal and transforms the extracted information into the signals needed to address that tile.

WO 99/41787 PCT/US99/03381-

In general, the front-to-back connections include one for each row of pixels and one for each column of pixels on the tile. Tiled displays have relatively few pixels so the number of interconnects per tile is relatively small and the yield on individual tiles can be high. This is a significant advantage of tiled displays when compared to fabrication of large displays from single substrates. In general, the yield is a function of the number of pixels in the display device.

5

10

15

20

25

The final connection to the row or column is made with a via that extends from the back surface of the tile. This via has a diameter less than the spacing of a pixel. To accomplish this, the portions of the vias in the display layer(s) may be made smaller than the vias through the other intervening layers, and, as described below, the connections may be staggered over the area of the tile to provide maximum spacing between the wider interconnects. These connections are the final link in the distribution of the display signals to the pixels.

Figure 3 is an exploded perspective diagram which shows an exemplary display structure. The tile structure is formed in two parts: the display module and the circuit module.

The display module includes a transparent front plate 320 which may be, for example, a float glass plate. Transparent column electrodes 322 are formed on the front plate 320 by depositing thin bands of a transparent conductor, such as indiumtin oxide (ITO), using well known processes. The red, green and blue OLED materials or other display materials 324 and 326 are deposited on top of the column electrodes to define the active area of the pixel. As described below with reference to Figure 5, it is desirable for the display materials 324 and 326 to occupy only a portion (e.g. about 25 percent) of the pixel area. An electron injecting electrode (e.g. calcium) may then be formed upon the OLED material. The row electrodes 328 are formed on top of the display materials 324 and 326. The row electrodes 328 may be formed, for example, from polysilicon or from a metal such as

WO 99/41787 PCT/US99/03381 ⁻

aluminum using standard deposition techniques. An insulating layer 330 is formed on top of the row electrodes 328. The exemplary insulating layer 330 may be formed from any of a number of insulating materials. To protect the display materials, the insulating layer 330 is desirably formed using low-temperature processes. Exemplary materials include Polyimide or other low-temperature inorganic materials. The insulating layer 330 may be applied using thick film or thin film deposition techniques. The insulating layer 330 includes a plurality of openings 331 aligned with the row electrodes 328 or column electrodes 322.

5

10

15

20

25

30

35

On top of the insulating layer 330 are deposited a plurality of connecting plates 332. The plates 332 may be formed using, for example, vapor deposited aluminum or a metallic ink or paste, such as silver combined with a solvent, which is deposited using thick film processes. As described below with reference to Figures 5 and 6, the connecting plates are coupled to the column electrodes 322 and row electrodes 328 by vias which extend through the openings in the insulating materials. Each of the exemplary connecting plates makes electrical contact with only one row electrode 328 or one column electrode 322. To ensure that a good connection is made, however, each connecting plate 332 may connect to its corresponding row or column electrode 328, 322 at several locations.

The circuit module 312 includes image processing and display driving circuitry 134 (see Figure 2); a circuit board 130, which may be, for example, a thin sheet of alumina (Al₂O₃); deposited electrical conductors 132; and connecting pads 334 and vias 338 which electrically connect the conductors 132 to the connecting pads 334 through the circuit board 130. The conductors 132, vias 338 and connecting pads 334 may all be formed using thick film deposition processes to apply a metallic ink or paste. The connecting pads 334 may also be formed from vapor-deposited aluminum. There is a one-to-one relationship between the connecting pads 334 of the circuit module and the connecting plates 322 of the display module. In an exemplary

WO 99/41787 PCT/US99/03381 T

embodiment of the invention, described below with regard to Figure 7, the connecting pads 334 and the connecting plates 332 are electrically connected by applying an anisotropically conductive adhesive between the display module and the circuit module. The combined display module and circuit module forms a tile 120.

It is contemplated, however, that other methods may be used to electrically connect the connecting pads to their respective connecting plates. For example, the connecting plates 332 and connecting pads 334 may be made from a deformable material and patterned to include a portion which extends above the plane of the pad or plate. When the circuit module is mated to the display module, the patterned material on the connecting plates 322 and connecting pads 334 comes into contact and deforms, forming an electrical connection between the corresponding connecting pads and plates. This deformation also accommodates defects, such as hard particles, which might otherwise make the spacing non-uniform and display unusable. The pads 334 and plates 332 may also be connected by bump-bonding techniques or using wires that are implanted in one of the pads 334 or plates 332 and engage the plate 332 or pad 334 when the circuit module 312 is mated to its corresponding display module 310.

10

15

20

25

30

Figure 4 is an exploded perspective drawing of a portion of the circuit module 312. This drawing more clearly shows the electrical connecting structures of the circuit module. The circuit board 130 includes a plurality of openings 410 each of which corresponds to a respective connecting pad 334. The vias 338 are formed in the openings 410 at the same time that the connecting pads 334 are formed on the front surface 412 of the circuit board 130. The electrical conductors 132 are formed on the back surface 414 of the circuit board 130 to connect the image processing and display driving circuitry 134 (see Figure 2) to the various connecting pads 334.

WO 99/41787 PCT/US99/03381 "

Figure 5 shows a pixel layout suitable for use for a tile such as that shown in Figure 3. Figure 5 illustrates portions of 4 tiles 510, 520, 530, 540. In the layout shown in Figure 5, the active portions 526 of the pixels are centered in their respective pixel regions 528. Row electrodes (see Figure 3) and column electrodes (see Figure 3) may be coupled by conductors 522 and 524, respectively, to corresponding vias on the circuit module.

Figure 6 shows a top view of a portion of a display module of an electronic display structure according to the present invention. Figures 6A and 6B illustrate are cross-sectional views taken along lines A-A and B-B, respectively, of Figure 6 to illustrate an exemplary pixel sealing mechanism according to the present invention.

10

35

A transparent column electrode 322 such as ITO is 15 formed on the front plate 320. A display material 324 formed upon the column electrode 322 defines the active portion 526 of the pixel. As shown in Figures 6A and 6B, an insulator 602 such as SiO2 is then deposited on the ends of the display material 324. A row electrode 328 is then formed upon the display 20 material 324 and the insulator 602. The insulator 602 allows the row electrode 328 to be formed wide enough to completely encapsulate the display material without shorting the row electrode 328 to the column electrode 322. Thus, the display material is encapsulated by the row electrode 328, the insulator 25 602, the column electrode 322, and possibly the front plate 320. This encapsulation seals the display materials 324 to help prevent exposure of the display materials to conditions including oxygen and water vapor to provide more predictable performance over a longer lifetime. In another exemplary embodiment of the 30 present invention, the insulator 602 covers the display material 324 and the row electrode 328 contacts the display material 324 through a via (not shown) formed in the insulator 602.

Figure 6 illustrates exemplary positions of conductors 522 and 524 for coupling row electrodes and column electrodes,

WO 99/41787 PCT/US99/03381"

respectively, to the circuit module. In Figure 63, a conductor 522 is shown as formed upon the row conductor 328 between adjacent pixels. The conductor 522 shown in Figure 6B is illustrated as a conductive bump.

5

10

15

20

30

Figure 6C is a cross-sectional view taken along line B-B of Figure 6 illustrating an insulating pad 612 formed upon the row electrodes 328, column electrodes 322 and the display materials 324. Conductors 522 may be formed in apertures in the insulating pad 612.

Figure 7 is a cross-sectional view of an electronic display structure (tile) 700 illustrating an exemplary embodiment of area sealing and an exemplary embodiment of edge sealing according to the present invention. Although the exemplary sealing mechanisms are described in Figure 7 shown with regard to a bottom emitting OLED display, as known to those skilled in the art, the teachings of the present invention are generally applicable to other display technologies.

The tile 700 includes a display module 704 and a circuit module 702, each composed of multiple layers. The display module 704 consists of a glass substrate 706 on which are deposited active display materials 708 including transparent hole injecting electrodes (e.g. ITO), OLED material(s), electron injecting electrodes (e.g. calcium), and contact layer(s) 710. Light is emitted by the OLED material(s) and exits the display structure 700 through the transparent electrode and glass substrate 706 (this is termed a bottom emitter structure because the light exits through the substrate for the OLED material). The circuit module 702 consists of an insulating substrate 712 with contact layer(s) 714 that match the contact layers 710 of the display module 704, electrical vias 716 that connect these contacts 714 to conductors on the opposite surface of the insulating substrate 712 and to an integrated circuit(s) 134.

The circuit module 702 simultaneously functions as a barrier layer for sealing the display structure 700, a back

substrate for the display structure 700, and as an electrical circuit board. The circuit module 702 and the display module 704 form a display structure 700 by being joined together.

5

10

15

20

25

30

35

In this exemplary embodiment, the circuit module 702 and the display module 704 are coupled together by an area seal which encapsulates the row electrodes, the column electrodes, and the portions of display material of the display module 704. area seal may be formed by applying an adhesive such as an epoxy. The adhesive may be applied as a fluid or paste, but may also be supplied as a preformed sheet or as a powder. Examples of processes for applying the seal/contact materials include printing (silk screen, inkjet, contact, roller, and others); dispensing from a syringe or similar dispenser; doctor blade coating, or introduction by capillary action. Actual mechanical bonding results from the adhesive nature of the seal materials. Examples of processes for activating adhesion include catalysts, heat, or electromagnetic energy, or alternatively, physical processes such as ultrasonic welding and pressure may be used.

In another exemplary embodiment, the area seal comprises an anisotropically conductive structure for encapsulating the plurality of row electrodes, the plurality of column electrodes, and the plurality of portions of the display material, while coupling each of the plurality of row and column electrodes to a respective electrical via 716.

In an exemplary embodiment, the area seal and/or the anisotropically conductive structure is substantially black. The adhesive used to form the area seal or the anisotropically conductive structure may not normally be black. These materials may be made black by adding a black pigment or dye. Carbon black is an example of a suitable black pigment. If carbon black is added at too high a concentration it will make the sealing material too conductive and interfere with making contacts. Concentrations from 0.1% to 10% (based on weight) effectively absorb light but do not make the sealing material too conductive. Black organic dyes do not add conductivity. These may be added

in concentrations that make the sealing material a good light absorber.

Because the electron injecting electrodes are located between the viewer and the black sealing material, the black sealing material can not absorb light reflected by the electrodes. Therefore it is desirable to minimize the light reflection by these electrodes. The transparent hole injecting electrodes are not an issue as they do not reflect light strongly. The electron injecting electrodes, however, are typically made of reflective metals such as Ca, Mg, and or Al. Reflections from these electrodes can be minimized by minimizing their area or by coating the viewer side of these electrodes black. Minimizing their area simultaneously maximizes the area of the black material available to absorb ambient light. Coating the viewer side of the electron injecting electrode black can be accomplished by first depositing a black coating in all areas where metal electrodes will be later deposited.

10

15

20

25

30

The anisotropically conductive structure seals and simultaneously seals while electrically conducting in one direction and is a relative insulator in other directions. The anisotropically conductive structure conducts in a direction from a contact layer(s) 714 of the circuit module 702 to a corresponding contact layers 710 of the display module 704.

The contact layer(s) 714 shown in Figure 7 are formed as bumps and the contact layers 710 are shown as contact pads. The anisotropically conductive structure may be formed using a combination of a variety of conductive and sealing mechanisms including those described below.

For a display structure as shown in Figure 3, the row and column electrodes are coupled through an insulating layer 330 to connecting plates 332. The signal lines provided by the integrated circuit 134 are coupled through vias to connecting pads 334. The display module 310 and circuit module 312 of

Figure 3 may be coupled using an anisotropically conductive structure (ACS) according to the present invention.

In an exemplary embodiment, the ACS comprises an anisotropically conductive adhesive which seals while conducting in a direction from each connecting plate 332 to its corresponding connecting pad 334. The use and composition of anisotropically conductive adhesives is taught by Yamada et al. in "Components and Materials for Liquid Crystal Display(LCD)" published as a marketing technical publication by the Sony Chemical Corporation which is hereby incorporated by reference for its teachings on anistropically conductive adhesives. The material used to join the display and circuit board layers may be made with epoxy resins, other two part heat or photo curable adhesives, moisture catalyzed adhesives, and thermoset or thromoplastic polymers. The material is loaded with conductive additives such as conducting particles, particles with a conducting coating, conducting filaments, conducting flakes, and conducting filaments and flakes that are magnetic. The asymmetric electrical properties are imparted to these seal/conductor materials by performing an asymmetric unit process. Examples of asymmetric processes for achieving asymmetrical conductivity include applying pressure, material flow, electric field or magnetic field alignment, and electromigration.

10

15

20

25

30

In an exemplary embodiment, the ACS includes bumps formed on one or both of the connecting plates 332 and their corresponding connecting pad 334 to improve electrical conductivity between the plates 332 and pads 334. Multiple bumps may be used for redundancy and to further improve electrical conductivity. The bumps may be formed so when the display module 310 and the circuit module 312 are sealed, corresponding bumps are in contact. Alternatively, the bumps may be malleable so then compress when contacted to further improve the electrical conductivity between them and to allow for misalignment.

PCT/US99/03381 --WO 99/41787

Alternatively, adhesive is not conductive and electrical connection is made through the bumps.

5

15

20

25

30

35

As known to those skilled in the art, the teachings of the present invention may be applied without using the insulting layer 330 and contact pads and plates 332, 334 of Figure 3. The ACS does may directly couple each of the row and column electrodes to a corresponding contact on the circuit module. For example, the anisotropically conductive adhesive may be applied to make a contact between a via on the circuit module and an 10 inter pixel position on a row or column electrode. In an exemplary embodiment, this contact is made using a bump contact 522 shown in Figure 5. In another exemplary embodiment, the ACS includes dabs of a conductive adhesive formed at contact points and the surrounding area is filled with a non-conducting or anisotropically conducting adhesive.

The present invention provides an improved electronic display structure. Rather than have separate steps of making electrical contacts and then independently sealing a structure, the ACS as described above allows for simultaneous sealing and electrical conduction. This improves both the manufacturing process and the manufactured display structure. The display structure is improved by having an area seal which may serve to encapsulate the display materials. In addition, the adhesives included in the ACS may be chosen to be resilient to compensate for differences in thermal expansion between the circuit module and the display module.

The display structure 700 in Figure 7 also includes an edge seal or band seal 716. The band seal 716 spans from the display module to the circuit module and extends around the outer perimeter of the circuit and display modules. The display structure 700 also includes a masking layer formed on an end of the band seal wherein the masking layer acts to hide the band seal when the display structure is viewed through the glass substrate 706. Figure 7A illustrates adjacent electronic display structures 700 each having a band seal 716 and a masking layer

718 formed upon their glass substrates 706 to hide the band seals 716. In an exemplary embodiment, the band seal 716 is comprised of one of metal, glass, and polymer (e.g. Kapton).

Figure 8 is a cross sectional view of an electronic display structure 800 having a bead seal 802 according to the present invention. The bead seal 802 is formed around the perimeter of the display structure 800 between the circuit module and the display module. In an exemplary embodiment, a masking layer 804 is formed opposite the circuit module at least on the bead seal or on the front or back surfaces of the glass substrate 806 of the display module.

5

10

15

20

25

30

The masking layer 804 acts to hide the bead seal when the display structure is viewed from the front surface 808 of the substrate. The masking layer 804 shown in Figure 8 is formed upon the front surface 808 of the glass substrate 806. In an exemplary embodiment, the thickness of the glass substrate 806 is less than the gap between adjacent pixels. In an exemplary embodiment, the bead seal 802 has a width less than one-half of the gap between adjacent pixels of the display structure 800 so the visibility of the seam between adjacent display structures 800 will be minimized. In an exemplary embodiment, the bead seal is black.

In an exemplary embodiment, the bead seal 806 is substantially uniform throughout the perimeter of the display module 800. This is possible according to the present invention because it is not necessary for electrical connections to be conducted through be bead seal and because they may be conducted through the tile itself to the driving circuitry on the back side of the circuit module.

As shown in Figure 9, in combination with the sealing methods described above, an entire display including tiles 910 may be sealed using a display seal. The display seal includes a front plate 902, a back plate 904 and a seal 906 therebetween. The tiles 910 are oriented so the front glass of the tiles 902

are adjacent the front plate 902 of the display seal. According to the present invention, each tile may include circuitry to provide signals to drive its respective pixels. Thus, the display seal need not accommodate any circuitry aside from providing a signal path from tiles within the display seal to a signal source outside the display seal.

5

10

15

20

The different sealing mechanisms according to the present invention may be applied independently or in combination. For example, the pixel sealing mechanism, the area sealing mechanism, and the edge sealing mechanism may be combined in a single electronic display structure. This provides a further advantage of reducing the need for a robust bead seal which allows the edge of a tile to be made smaller so tiles may be joined with visually imperceptible seams.

Although illustrated and described above with reference to certain specific embodiments, the present invention is nevertheless not intended to be limited to the details shown. Rather, various modifications may be made in the details within the scope and range of equivalents of the claims and without departing from the spirit of the invention.

WO 99/41787 PCT/US99/03381-

What is claimed is:

1

2

3

6

7

8

1 1. An electronic display structure comprising:

- a display module including:
- a first substrate having a plurality of column electrodes;
- 5 a plurality of row electrodes;

a plurality of portions of a display material,

each coupled to one of the plurality of row electrodes and

to one of the plurality of column electrodes; and

9 an area seal formed upon the first substrate and 10 encapsulating the row electrodes, the column electrodes, and the 11 portions of display material.

- 2. An electronic display structure according to claim
 1 wherein the area seal comprises an anisotropically conductive
 structure for encapsulating the plurality of row electrodes, the
 plurality of column electrodes, and the plurality of portions of
 the display material, and for coupling each of the plurality of
 row and column electrodes to a respective signal line.
 - 3. An electronic display structure according to claim 2 further comprising a circuit module including a plurality of signal lines each corresponding to one of the plurality of row and column electrodes wherein the anisotropically conductive structure seals the circuit module and the display module, adheres the circuit module to the display module, and couples each of the plurality of row and column electrodes to its respective signal line.
- 4. An electronic display structure according to claim
 3 wherein the anisotropically conductive structure is
 substantially black.
- 5. An electronic display structure according to claim
 wherein the anisotropically conductive structure includes:

WO 99/41787 PCT/US99/03381-


J	all alligottobicatil comments pentante including a
4	mixture of an adhesive and conductive particles wherein causing
5	one of localized pressure, localized magnetic field, and
6	localized electromigration causes the conductive particles to
7	couple each of the plurality of row and column electrodes to its
8	corresponding signal line.
1	6. An electronic display structure according to claim
2	5 wherein the anisotropically conductive structure further
3,	includes a plurality of conductive bumps extending at least
4	partially between the plurality of signal lines and their
5	corresponding row or column electrodes.
1	7. An electronic display structure according to claim
2	1 further comprising a display seal to encapsulate the display
3	structure:
1	8. An electronic display structure comprising:
1	
2	a display module;
3	a circuit module including a plurality of signal lines;
4	and
5	an anisotropically conductive structure for adhering
6	the circuit module to the display module, and for electrically
7	coupling signals between the circuit module and the display
8	module.
1	9. An electronic display structure comprising:
	a display module including:
2	
3	a plurality of column electrodes, and
4	a plurality of portions of a display material,
5	each having a first side coupled to one of the plurality of
6	column electrodes and a second side,
7	a plurality of row electrodes coupled to each of
8	the plurality of portions of the display material, and
9	sealing means for sealing each of the plurality of
.0	portions of the display material.
	■

WO 99/41787 PCT/US99/03381 -

_	to. In dicetionic dispid, Schooling
2	a display module including a substrate with a first
3	surface and a second surface, the display module having an outer
4	portion, and an inner portion, the inner portion including:
5	a plurality of column electrodes formed on the
6	first surface of the substrate,
7	a plurality of row electrodes, and
8	a plurality of portions of a display material,
9	each controlled by one of the plurality of row electrodes
LO	and by one of the plurality of column electrodes;
L1	a circuit module having an outer area and an inner
L2	area, the inner area including a plurality of signal lines each
L3	corresponding to one of the plurality of row and column
L4	electrodes;
L5	a bead seal having a first side coupled to the outer
L6	area of the circuit module and a second side coupled to the outer
L7	area of the display module; and
L8	a masking layer formed opposite the circuit module on
19	one of the bead seal, the first surface of the substrate, and the
20	second surface of the substrate, wherein the masking layer acts
21	to hide the bead seal when the display structure is viewed from
22	the first surface of the substrate.
1	11. An electronic display structure comprising:
2	a display module including a substrate with a first
3	surface and a second surface, the display module having an outer
4	portion, and an inner portion, the inner portion including:
5	a plurality of column electrodes formed on the
6	first surface of the substrate,
7	a plurality of row electrodes, and
8	a plurality of portions of a display material,
9	each controlled by one of the plurality of row electrodes
10	and by one of the plurality of column electrodes;

WO 99/41787 PCT/US99/03381-

11	a circuit module having an outer area and an inner
12	area, the inner area including a plurality of signal lines each
13	corresponding to one of the plurality of row and column
14	electrodes;
15	a substantially uniform bead seal having a first side
16	coupled to the outer area of the circuit module and a second side
17	coupled to the outer area of the display module.
1	12. An electronic display structure comprising:
2	a display module having an outer perimeter;
3	a circuit module having an outer perimeter and coupled
4	to the display module;
5	a band seal spanning from the display module to the
. 6	circuit module and extending around the outer perimeter of the
· 7 .	circuit and display modules; and
8	a masking layer formed on an end of the band seal
9	wherein the masking layer acts to hide the band seal when the
10	band seal is viewed through the display module.
1	13. An electronic display structure comprising:
2	a display module having an outer perimeter;
3	a circuit module having an outer perimeter and coupled
4	to the display module;
5	a substantially uniform band seal spanning from the
6	display module to the circuit module and extending around the
7	outer perimeter of the circuit and display modules






FIG. 2
SUBSTITUTE SHEET (RULE 26)







FIG. 3







SUBSTITUTE SHEET (RULE 26)








FIG. 6A






SUBSTITUTE SHEET (RULE 26)





802



SUBSTITUTE SHEET (RULE 26)

INTERNATIONAL SEARCH REPORT

Interna. ...al Application No

PCT/US 99/03381

A. CLASSIFICATION OF SUBJECT MATTER
IPC 6 H01L25/16 H01L27/15

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols) IPC 6 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT						
Category *	Citation of document, with indication, where appropriate, of the relevant passages		Relevant to claim No.			
X	EP 0 732 868 A (PIONEER ELECTRONIC CORP) 18 September 1996		1-3,7-9			
Α .	see column 14, line 40 - column 19, line 45; figures 13-25; examples 3-5		5			
Υ	US 5 703 394 A (WEI CHENGPING ET AL) 30 December 1997 see column 5, line 42 - column 6, line 42;		1-3,5,6, 8			
A	figures	*	7,9-13			
Y	EP 0 560 072 A (NITTO DENKO CORP) 15 September 1993 see column 4, line 44-54		1-3,5,6, 8			
	see column 10, line 8-24 -/					
		<u> </u>	*			

X Further documents are listed in the continuation of box C.	Patent family members are listed in annex.				
*Special categories of cited documents: *A" document defining the general state of the art which is not considered to be of particular relevance *E" earlier document but published on or after the international filling date *L" document which may throw doubts on priority claim(s) or which is crited to establish the publication date of another citation or other special reason (as specified) *O" document referring to an oral disclosure, use, exhibition or other means *P" document published prior to the international filling date but later than the priority date claimed	T" later document published after the international filing date or priority date and not in conflict with the application but citied to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. "&" document member of the same patent family				
Date of the actual completion of the international search	Date of mailing of the international search report				
11 June 1999	06/07/1999				
Name and mailing address of the ISA European Patent Cifice, P.B. 5818 Patentiaan 2 NL - 2280 HV Rijswijk Tel. (~31-70) 340-2040, Tx. 31 651 epo nl, Fax: (~31-70) 340-3016	Authorized officer De Laere, A				



Interna .al Application No PCT/US 99/03381

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT					
Category *	Citation of document, with indication, where appropriate, of the relevant passages		Relevant to claim No.		
A	US 4 204 205 A (HIRAI HIROTOMO ET AL) 20 May 1980 see abstract		1,8-13		
4	BURROWS P E ET AL: "RELIABILITY AND DEGRADATION OF ORGANIC LIGHT EMITTING DEVICES"		1,8-13		
	APPLIED PHYSICS LETTERS, vol. 65, no. 23, 5 December 1994, pages 2922-2924, XP000483815		-		
	see the whole document		•		
· :		•	*		
		• *			
• •					
		e e e e			
	* ,		Ŷ.		
		• •			
		•			
		· ·			
	10 g	•			
•		•			
		•	* .		
`					
	*				
			*		
		· ·			
•		•			
			1		

INTERNATIONAL SEARCH REPORT

Information on patent family members

Internal ist Application No PCT/US 99/03381

	Patent document cited in search report		Publication date		Patent family member(s)		Publication date
EP	0732868	A	18-09-1996	JP US	8315981 5701055		29-11-1996 23-12-1997
US	5703394	A	30-12-1997	EP CN JP US	0884782 1167966 10091095 5747363	A A	16-12-1998 17-12-1998 10-04-1998 05-05-1998
EP	0560072	- A	15-09-1993	JP JP US	5258789 5258790 5438223	A	08-10-1993 08-10-1993 01-08-1995
US	4204205	A	20-05-1980	JP GB HK	51090299 1493554 14682	A	07-08-1976 30-11-1977 02-04-1982